最新新闻
2012-6-6 18:28:20
Decrease PCB Ti...

 

2012-3-15 15:01:33
HyperLynx 8.2 发...

 

2012-3-8 9:29:02
Pads 9.4 发布...

    &...

2011-10-10 15:54:36
PADS Workshop 上...

新闻中心 News Center
 
新闻中心
Decrease PCB Time-To-Market with PADS Design For Test (DFT) Audit
来源:本站原创  时间:2012-6-6 18:28:20 
 

 

Overview

DFT Audit is a design-for-test option for PADS®. This embedded design for test (DFT) tool allows you to analyze, verify, and provide PCB test point coverage and reporting before releasing your PCB for fabrication. DFT Audit uses rules specifically developed for programming in-circuit test equipment, thus guaranteeing 100% testability for all nets on your board and helping to ensure accurate testability prior to fabrication. By cutting out needless prototypes, DFT Audit decreases time to market, improves design performance, and reduces cost.

We’ll explore the features of PADS Design for Test (DFT) Audit and how DFT Audit can be integrated into the PCB design flow quickly and easily to provide full PCB test point coverage within PADS.

What You Will Learn

·         How to plan and incorporate test points as early as possible in the PCB design flow

·         How test point coverage dramatically increases time-to-volume

·         How PADS DFT Audit can optimize designs, improve time-to-market and contribute to lower costs

About the Presenter

John McMillan

John McMillan is a 25 year+ EDA veteran whose first designs were hand-taped using Rubylith and Bishop Graphics on mylar. Prior to joining Valor in 2008 as an AE supporting the Enterprise 3000, LP Wizard and Symbol Wizard products; John served 8 years as a Technical Account Manager for Cadence Design overseeing Major Accounts in both IC and SPB (Silicon-Package-Board) product lines. John has a vast EDA tool use and process knowledge background as well as being a seasoned experienced customer relationship manager. John will be working to support LP Wizard and related products in a pre- and post-sales role.

Who Should View

·         CAD managers with time and cost reduction objectives

·         NPI engineers seeking to achieve first pass manufacturability

·         PCB designers looking to easily and efficiently integrate test points into the PCB design

 

  •  

 
Suzhou XDC Information Technology Co.,Ltd. © 2009. All rights reserved.